

- Peak Performance: 1.5 TFlops
 Number of transistors: 3.0 Billions
- Or [Total Number of FP32 Cuda Core: 512
 - Total Number of FP64 Cuda Core: 256
 - Streaming Multiprocessor (SM) specifications:
 - Number of CUDA Cores per SM: 32
 - Number of FP32 Cuda Cores per SM: **32**
- Or : Number of FP64 Cuda Cores per SM: 16 Number of Tensor Core per SM: NA
 - Number of TU: 4
 - Number of SFUs per SM: 4

- DRAM Type: GDDR5
- L2 Unified Cache: 768KB
- Number of SMs: 16
- Number of TPCs: NA
- 301 (Sivi) Specifications.

 1: 32
 Number of LD/ST per SM: 16
 - Number of Warp Schedulers: 2
 - L1 Cache / Shared Memory: 64KB
 - Shared Memory: 32KB of 32bits
 - Registers: 32KB of 32bits

weakness

retreat cost

Copyright, 2019 OVH

SOUICE : https://www.nvidia.com/content/PDF/fermi white papers/NVIDIA Fermi Compute Architecture Whitepaper.pdf

resistance



SOURCE : http://www.cse.msu.edu/~cse820/lectures/NvidiaGK110ArchNotes.pdf



SOURCE : https://international.download.nvidia.com/geforce-com/international/pdfs/GeForce-GTX-750-Ti-Whitepaper.pdf



Card specifications:

- Clock frequency: 1.4 GHz
- Peak Performance: 12 TFlops ٠
- Number of transistors: 15.6 Billions •
- Total Number of FP32 Cuda Core: 3840 •
- Total Number of FP64 Cuda Core: 1920 •

Streaming Multiprocessor (SM) specifications:

- Number of CUDA Cores per SM: 64
- Number of FP32 Cuda Cores per SM: 64

- Number of TU: 4
- Number of SFUs per SM: 16
- weakness

retreat cost

Copyright, 2019 OVH

SOURCE : https://images.nvidia.com/content/pdf/tesla/whitepaper/pascal-architecture-whitepaper.pdf

• Global memory clock: 1.4 GHz

- DRAM Bandwith : 750 GB/s ٠
- Max DRAM : 16 GB
- DRAM Type: GDDR5X
- L2 Unified Cache: 4MB
- Number of SMs: 60
- Number of TPCs: 30
- Number of LD/ST per SM: 16
 - Number of Warp Schedulers: 2
- Number of FP64 Cuda Cores per SM: 32 Or
 Number of Tensor Core per SM: NA
 L1 Cache / Shared Memory: up to 64KB of 32bits
 Shared Memory: up to 64KB of 32bits
 - Registers: 64KB of 32bits

resistance





Year 2020 🗙 AMPERE

Micro-architecture. Chip Size : 7nm

Card specifications:

- Clock frequency: 1.6 GHz ٠
- Peak Performance (FP32): 19.5 TFlops •
- Number of transistors: 54 Billions •
- Total Number of FP32 Cuda Core: 6912 ٠
- Total Number of FP64 Cuda Core: 3456 •
- Total Number of Tensor Core: 432 •

Streaming Multiprocessor (SM) specifications

- Number of CUDA Cores per SM: 108
- Number of INT32 Cuda Cores per SM: 64 •
- Number of FP32 Cuda Cores per SM: 64
- Number of FP64 Cuda Cores per SM: 32
- Number of Tensor Core per SM: 4
- Number of TU: 4 (TEX)

weakness

retreat cost

Copyright, 2019 OVH

source : https://devblogs.nvidia.com/nvidia-ampere-architecture-in-depth/

resistance

• Global memory clock: 2.4 GHz

- DRAM Bandwith : 1.6TB/s • Max DRAM : 40GB
- DRAM Type: HBM2
- L2 Unified Cache: 40MB
- Number of SMs: 128
- Number of TPCs: 64
- - Number of SFUs per SM: 4
 - Number of LD/ST per SM: 32
 - Number of Warp Schedulers: 4
 - L1 Cache / Shared Memory: 192KB
 - Registers: 16K x 32 bits



KERNEL

```
struct Vec3 { float x, y, z ; } ;
```

__global__ void my_kernel(const Vec3* a, Vec3 b, float* c)

int i = threadID;

```
c[i] = a[i].x * b.x
+ a[i].y * b.y
+ a[i].z * b.z;
```

dim3 DimGrid(100,50) ; // 100*50*1 = 5000 blocks dim3 DimBlock(4,8,8) ; // 4*8*8 = 256 threads / blocks

my_kernel<<< DimGrid, DimBlock >>> (...);

Programming Model.

Definition:

A thread is a computation unit (function) that has a state and that can be paused and resumed that will be executed on the GPU or on the CPU.

You have 3 types of kernels:

- ___host___: called and executed by CPU

Calling kernel is made this way : kernel <<< nBlocs, threadsPerBloc >>> (arguments);

- *nBlocs* : size the thread grid to use
- ThreadsPerBloc : number of threads to execute simultaneously on each block

 weakness
 resistance
 retreat cost

 Copyright, 2019 OVH

 SOURCE : http://www.labri.fr/perso/guenneba/pghp_2015/Cours_PGHP_2015_02-IntroCUDA.pdf



A GPU Thread is an instantiation of a function over a given data in a GPU Kernel (__global___ or __device__).

For parallel computing : 1 thread = 1 function application over 1 data.

Typically, each thread in a kernel will compute one element of an array. There is a common pattern to do this that most CUDA programs use are shown below. Once a kernel is launched, it's dimensions can't change

Memory: Local Memory

- Each thread has its own private local memory
- Only exists for the lifetime of the thread
- Generally handled automatically by the compiler

weakness	resistance	retreat cost
Copyright, 2019 OVH		
urce : https://cs.nyu.edu/	courses/fall15/CSCI-GA.3033	-004/cuda-main.pdf



Programming Model.

Definition:

SC

A **thread block** is a programming abstraction representing a group of threads that can be executed serially or in parallel. For better process and data mapping, threads are grouped into thread blocks. The number of threads in block varies with available shared memory. The threads in the same thread block run on the same stream processor. Threads in the same block can communicate with each other via <u>shared memory</u>, barrier <u>synchronization</u> or other synchronization primitives such as atomic operations.

Thread ID is unique within a block, Each block can execute in any order relative to other blocks.

Memory: Shared Memory

- Each thread block has its own shared memory accessible only by threads within the block
- Much faster than local or global memory
- Requires special handling to get maximum performance
- Only exists for the lifetime of the block

weakness	resistance	retreat cost
Copyright, 2019 OVH		
urce : <u>https://cs.nyu.edu/courses</u>	/fall15/CSCI-GA.3033-004/cuda-main.pdf	



Multiple thread blocks are combined to form a grid. All the blocks in the same grid contain the same number of threads. Grids can be used for computations that require a large number of thread blocks to operate in parallel.

The number of thread blocks in a grid is usually dictated by the size of the data being processed or the number of processors in the system, which it can greatly exceed. All threads in a grid execute the same kernel function.

All blocks in a grid have the same dimensions.

Memory: Global Memory

- This memory is accessible to all threads as well as the host (CPU).
- Global memory is allocated and deallocated by the host
- Used to initialize the data that the GPU will work on

weakness	resistance	retreat cost
Copyright, 2019 OVH		
OURCE : https://cs.nyu.edu/courses	/fall15/CSCI-GA.3033-004/cuda-main.pdf	
tps://cs.nyu.edu/courses/spring12/CS	CI-GA.3033-012/lecture5.pdf https://en.	wikipedia.org/wiki/Thread_block



Programming Model - Multi-core Units

Definition:

Warp are giving GPU the ability to execute the same application code on hardware with different number of execution resources is called transparent scalability. Warp are like the Software to Hardware translator.

A hardware design can exploit the commonality of the threads belonging to a warp by combining their memory accesses and assuming that it is fine to pause and resume all the threads at the same time, rather than deciding on a per-thread basis.

The warp size is the number of threads running concurrently on an Multi-Processor.

Warps are managed by warp scheduler that will orchestrate the execution of the Thread blocks on the physical architecture meaning *Multi-core Units aka CUDA/RT/Tensor Cores*.

resistance

weakness

retreat cost

SOURCE : https://images.nvidia.com/content/volta-architecture/pdf/volta-architecture-whitepaper.pdf





Streaming Multiprocessor (SM) is the part where the magic happens. This designed was first introduced in 2010 with Fermi and was derived with SMX with Kepler (2012) and SMM with Maxwell (2014) but was reintroduced since 2016 with Pascal and Volta (2017).

It's composed of :

- Scheduling tools (Dispatch Units, Warp Schedulers)
- Memory (L0, L1 Cache)
- Register File : that will link main memory data and computation components residing in Multicore units
- Multi-core units : that will perform the calculations but also components that will manage the
 memory flows between Memory units and computation cores

 weakness
 resistance
 retreat cost

 Copyright, 2019 OVH
 Source : https://research.nvidia.com/sites/default/files/pubs/2012-12_Unifying-Primary-Cache/Gebhart_MICR0_2012.pdf

 Source : https://research.nvidia.com/sites/default/files/pubs/2012-12_Unifying-Primary-Cache/Gebhart_MICR0_2012.pdf
 Source : https://research.nvidia.com/sites/default/files/pubs/2012-12_Unifying-Primary-Cache/Gebhart_MICR0_2012.pdf



Streaming Multiprocessor X (SMX) is a variation of SM.

The main difference with SM is that NVIDIA tried at one point to reduce the number of SM and to make bigger SM. Basically SMX are SM under steroid in terms of number of cores but might be less efficient if you consider that the shared resources/cores are reduced. However packing everything like this saves space and leave room for more transistors (therefore cores) on the same GPU surface ... Still, the trade off is interesting and was introduced with Kepler Micro-architecture (2012).

Just as SM, SMX are composed of :

- Scheduling tools (Dispatch Units, Warp Schedulers)
- Memory (L0, L1 Cache)
- Register File : that will link main memory data and computation components residing in Multi-core units
- Multi-core units : that will perform the calculations but also components that will manage the memory flows between Memory units and computation cores

weakness	resistance	retreat cost
Copyright, 2019 OVH		

Streaming Multiprocessor M (SMM)



Definition:

Streaming Multiprocessor M (SMM) is a variation of SM and SMX used for Maxwell Micro-architecture (2014).

If SMX are SM under steroid. One would describe SMM as a well balanced body building diet along with a small dose of steroid. The number of cores for the SMM is still higher that usual SM however the drawback of the ultra compact SMX design due to not so good ratio of available shared resources per core is more balanced in SMM with 4 subsections having their own dedicated shared resources such as dispatch Unit , instruction buffer, and warp schedulers.

Just as SM and SMX, SMM are composed of :

- Scheduling tools (Dispatch Units, Warp Schedulers)
- Memory (L0, L1 Cache)
- Register File : that will link main memory data and computation components residing in Multi-core
 units
- Multi-core units : that will perform the calculations but also components that will manage the memory
 flows between Memory units and computation cores

weakness	resistance	retreat cost
Copyright, 2019 OVH		





Multi-core Units aka CUDA Cores

Definition:

Execute transcendental instructions such as sin, cosine, reciprocal, and square root. Each SFU executes one instruction per thread, per clock; a warp executes over eight clocks. The SFU pipeline is decoupled from the dispatch unit, allowing the dispatch unit to issue to other execution units while the SFU is occupied.

weakness	resistance	retreat cost
Copyright, 2019 OVH		





Multi-core Units aka CUDA Cores

Definition:

A TMU is able to rotate, resize, and distort a <u>bitmap image</u> (performing <u>texture</u> <u>sampling</u>), to be placed onto an arbitrary plane of a given <u>3D model</u> as a texture. This process is called <u>texture mapping</u>.

In the past TMU were separated physically from the SM but the Fermi Micro-Architecture introduced it as a component in the SM making it part of the GPGPU strategy.

weakness resistance retreat cost Copyright, 2019 OVH SOURCE : https://www.nvidia.com/object/Projective_Texture_Mapping.html - https://en.wikipedia.org/wiki/Texture_mapping_unit

LOAD/STORE UNIT



Multi-core Units aka CUDA Cores

Definition:

To feed the computation cores it's needed at one point to fetch data from the memory (L1 cache data) and push it to the cores. This is called load and store instructions and it's handled by the SM LD/ST units.

LD/ST units operate on the register which size vary from one micro-architecture to another. Memory accesses are managed at each clock operations covering X-bytes block splitted over X memory addresses

Reading the memory for all ALU assigned in blocks operations (thanks to a warp) can take multiple cycles depending on memory address, core and LD/ST width.

retreat cost

weakness resistance Copyright, 2019 OVH

SOURCE: https://devtalk.nvidia.com/default/topic/1016724/coalesced-access-and-hardware-load-store-units/ https://research.nvidia.com/sites/default/files/pubs/2012-12_Unifying-Primary-Cache/Gebhart_MICRO_2012.pdf

INT ALU (Half precision)



Multi-core Units aka CUDA Cores

Definition:

SC

Floating Point Unit provide the capability to GPU to perform Fused Multiple Add instructions (FMA or Fused Multiply Accumulate - FMAC) but also addition, multiplication or divisions. Special/Complex operations are handled by the SFU.

INT or HP (stands for Half Precision) ALU (Arithmetic Logical Unit) are performing FMA over 16 Bits elements

weakness	resistance	retreat cost
Copyright, 2019 OVH		
Urce: https://images.nvidia.com	/content/volta-architecture/pdf/volta-architec	ture-whitepaper.pdf





Multi-core Units aka CUDA Cores

Definition:

Floating Point Unit provide the capability to GPU to perform Fused Multiple Add instructions (FMA or Fused Multiply Accumulate - FMAC) but also addition, multiplication or divisions. Special/Complex operations are handled by the SFU.

FP32 or SP (stands for Single Precision) ALU (Arithmetic Logical Unit) are performing FMA over 32 Bits elements

In the last GPU Generations starting from Pascal the FP32 units were also able to process Half Precision (HP) FP16.

	s	ign	exponent	fractio	n	
float	1	8	23			
double	1	11		52		
weakne	SS			resista	nce	retreat cost
Copyright,	, 201	l9 OVH				
Ource : https://	/image	es.nvidia.co	m/content/volta	a-architect	re/pdf/volta-architectu	re-whitepaper.pdf
https://	/devblo	ogs.nvidia.	com/new-featur	es-cuda-7-	/	





Multi-core Units aka CUDA Cores

Definition:

SC

Floating Point Unit provide the capability to GPU to perform Fused Multiple Add instructions (FMA or Fused Multiply Accumulate - FMAC) but also addition, multiplication or divisions. Special/Complex operations are handled by the SFU.

FP64 or DP (stands for Double Precision) ALU (Arithmetic Logical Unit) are performing FMA over 64 Bits elements

		sign	exponent	fraction	
float	1	8	23		
double	1	11		52	
weaknes	ss			resistance	retreat cos
Convright	20.		4		

Tensor Core

		L0 I	nstruc	tion C	ache						L0 li	nstruc	tion C	ache		_
	Wa	rp Scl	nedule	r (32 tl	hread	/clk)		Warp Scheduler (32 thread/clk)								
	Di	spatc	h Unit	(32 th	read/	clk)				Dis	spate	h Unit	(32 th	read/	clk)	
	Reç	gister	File (′	16,384	4 x 32	2-bit)				Reg	ister	File (′	16,384	4 x 3:	2-bit)	
FP64	INT	INT	FP32	FP32	F		\square	FP6	4	INT	INT	FP32	FP32			
FP64	INT	INT	FP32	FP32				FP6	4			FP32	FP32			
FP64	INT	INT	FP32	FP32				FP6	4			FP32	FP32			
FP64	INT	INT	FP32	FP32	TEN	ISOR	TENSOR	FP6				FP32	FP32	TEN	ISOR	TENSOR
FP64	INT	INT	FP32	FP32	CC	DRE	CORE	FP6				FP32	FP32	CO	DRE	CORE
FP64	INT	INT	FP32	FP32				FP6	4			FP32	FP32			
FP64	INT	INT	FP32	FP32				FP6		INT	INT	FP32	FP32			
FP64	INT	INT	FP32	FP32				FP6	4		INT	FP32	FP32	\vdash		
LD/ LC ST S	/ LD/ ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	SFU	LD/ ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	SFU
						128K	B L1 Data Ca	che / Share	ed Me	mory						
						Tex				Тех					Tex	

Multi-core Units aka CUDA Cores

Definition:

Tensor cores are pretty new to GPGPUs as it was introduced in 2017 with Volta Micro-architecture.

Tensor cores were introduced in 2017 with Volta Micro-architecture. As graphical rendering is all about 4x4 matrices as objects have x,y,z and rotation which makes object representation being referred as 4x4x4 matrices. To perform graphical rendering for an object you need to have the object in its referential, then move it to the real world referential and finally project it into the "camera" referential (clipping). Everything is just about Multiply and accumulate 4x4x4 matrices. This is also perfect for Deep Learning applications (https://www.ovh.com/fr/blog/deep-learning-explained-to-my-8-year-old-daughter/)

Easy enough the big thing with TensorCore is the smart way it was implemented as it's performing mixt precision calculations as presented below... does this operation remind you of something dear AI programmers #ConvolutionNeuralNetworks $\mathbf{D} = \begin{pmatrix} \mathbf{w} & \mathbf{w} & \mathbf{w} & \mathbf{w} \\ \mathbf{w}$

And here is how you improve performances by up to 32 times in Turing Architectures

weakness	resistance	retreat cost
Copyright, 2019 OVH		
SOURCE : https://www.nvidia.com/cont	ent/dam/en-zz/Solutions/Data-Center/tesla-t4/T	uring-Tensor-Core_30fps_FINAL_736x414.gif
https://devblogs.nvidia.co	om/programming-tensor-cores-cuda-9/	



With Ray Tracing core the Unified shaders architecture is now being questioned. As explained in the "Fermi Microarchitecture card" GPU prior to GPGPU (started with Fermi) were designed with hardware specifications corresponding to image rendering pipeline.

By implementing RT Cores we are (partially) going back to the good old day of image rendering pipelines encoded into hardware where pixel and vertex shaders are separated.

resistance

Ray Tracing is a computing technic to emulate the light effects in image rendering. RT Core / RTX is a combination of Ray Tracing mathematical calculation combined with intuitive light effect prediction using Deep Learning Super Sampling (DLSS) executing on... Tensor cores. All of this should lead to augmented rasterization by using denoising and upsampling.

weakness

Copyright, 2019 OVH

SOURCE: https://images.nvidia.com/content/volta-architecture/pdf/volta-architecture-whitepaper.pdf https://en.wikipedia.org/wiki/Nvidia_RTX_https://www.youtube.com/watch?v=yKbmVJBqA_0